Computer Systems: Architectures, Modeling, and Simulation: Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings: Lecture Notes in Computer Science, cartea 3133
Editat de Andy Pimentel, Stamatis Vassiliadisen Limba Engleză Paperback – 5 iul 2004
Din seria Lecture Notes in Computer Science
- 20% Preț: 297.45 lei
- 20% Preț: 297.45 lei
- 20% Preț: 517.29 lei
- 5% Preț: 343.06 lei
- 20% Preț: 241.52 lei
- 20% Preț: 303.27 lei
- 20% Preț: 624.06 lei
- 20% Preț: 296.89 lei
- Preț: 346.79 lei
- Preț: 340.83 lei
- 20% Preț: 379.02 lei
- 20% Preț: 221.75 lei
- 20% Preț: 275.91 lei
- Preț: 262.38 lei
- 20% Preț: 298.57 lei
- 20% Preț: 266.97 lei
- 20% Preț: 360.10 lei
- 20% Preț: 310.09 lei
- 20% Preț: 284.43 lei
- 20% Preț: 308.00 lei
- 20% Preț: 202.42 lei
- 20% Preț: 283.35 lei
- 20% Preț: 315.25 lei
- 20% Preț: 572.84 lei
- 20% Preț: 475.27 lei
- 20% Preț: 291.91 lei
- 20% Preț: 289.52 lei
- 20% Preț: 290.45 lei
- 20% Preț: 698.69 lei
- 20% Preț: 347.90 lei
- 20% Preț: 413.13 lei
- 17% Preț: 338.16 lei
- 20% Preț: 771.51 lei
- 20% Preț: 447.62 lei
- 20% Preț: 298.57 lei
- 20% Preț: 287.43 lei
- 20% Preț: 414.27 lei
- 20% Preț: 413.75 lei
- 20% Preț: 639.35 lei
- 20% Preț: 267.73 lei
- 20% Preț: 322.75 lei
- 20% Preț: 297.58 lei
- 20% Preț: 367.40 lei
- 20% Preț: 607.93 lei
- 20% Preț: 297.58 lei
- 20% Preț: 377.31 lei
- 20% Preț: 289.95 lei
- 20% Preț: 418.32 lei
- 20% Preț: 345.69 lei
Preț: 379.80 lei
Preț vechi: 474.75 lei
-20%
Puncte Express: 570
Preț estimativ în valută:
72.76€ • 78.100$ • 62.40£
72.76€ • 78.100$ • 62.40£
Carte tipărită la comandă
Livrare economică 06-11 mai
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540223771
ISBN-10: 3540223770
Pagini: 580
Ilustrații: XIV, 566 p.
Dimensiuni: 155 x 235 x 30 mm
Greutate: 1.78 kg
Ediția:2004
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540223770
Pagini: 580
Ilustrații: XIV, 566 p.
Dimensiuni: 155 x 235 x 30 mm
Greutate: 1.78 kg
Ediția:2004
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
SAMOS III – Reconfigurable Computing.- The Molen Programming Paradigm.- Loading ??-Code: Design Considerations.- RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems.- Basic OS Support for Distributed Reconfigurable Hardware.- A Cost-Efficient RISC Processor Platform for Real Time Audio Applications.- Customising Processors: Design-Time and Run-Time Opportunities.- Intermediate Level Components for Reconfigurable Platforms.- Performance Estimation of Streaming Media Applications for Reconfigurable Platforms.- SAMOS III – Architectures and Implementation.- CoDeL: Automatically Synthesizing Network Interface Controllers.- Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units.- An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs.- Register-Based Permutation Networks for Stride Permutations.- A Family of Accelerators for Matrix-Vector Arithmetics Based on High-Radix Multiplier Structures.- Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability.- Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs.- SAMOS III – Compilers, System Modeling, and Simulation.- Comparison of Data Dependence Analysis Tests.- MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code.- High-Level Energy Estimation for ARM-Based SOCs.- IDF Models for Trace Transformations: A Case Study in Computational Refinement.- Systems, Architectures, Modeling, and Simulation 2004 (SAMOS IV).- Programming Extremely Flexible Platforms.- SAMOS IV – Reconfigurable Computing.- The Virtex II ProTM MOLEN Processor.- Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements.- Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques.- Modeling Loop Unrolling: Approaches and Open Issues.- Self-loop Pipelining and Reconfigurable Dataflow Arrays.- Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform.- Embedded Context Aware Hardware Component Generation for Dataflow System Exploration.- On the (Re-)Use of IP-Components in Re-configurable Platforms.- Customising Hardware Designs for Elliptic Curve Cryptography.- Dynamic Hardware Reconfigurations: Performance Impact for MPEG2.- Compiler and System Techniques for soc Distributed Reconfigurable Accelerators.- SAMOS IV – Architectures and Implementation.- Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications.- On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering.- Memory Bandwidth Requirements of Tile-Based Rendering.- Using CoDeL to Rapidly Prototype Network Processsor Extensions.- Synchronous Transfer Architecture (STA).- Generated DSP Cores for Implementation of an OFDM Communication System.- A Novel Data-Path for Accelerating DSP Kernels.- Scalable FFT Processors and Pipelined Butterfly Units.- Scalable Instruction-Level Parallelism.- A Low-Power Multithreaded Processor for Baseband Communication Systems.- Initial Evaluation of Multimedia Extensions on VLIW Architectures.- HIBI v.2 Communication Network for System-on-Chip.- SAMOS IV – System Modeling, and Simulation.- DIF: An Interchange Format for Dataflow-Based Design Tools.- Scalable and Modular Scheduling.- Early ISS Integration into Network-on-Chip Designs.- Cycle Accurate Simulation Model Generation for SoC Prototyping.- Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting.- A Communication-Centric Design Flow for HIBI-Based SoCs.- Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets.- Communication Optimization in Compaan Process Networks.- Analysis of Dataflow Programs with Interval-Limited Data-Rates.- High-Speed Event-Driven RTL Compiled Simulation.- A High-Level Programming Paradigm for SystemC.- Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications.- Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration.
Caracteristici
Includes supplementary material: sn.pub/extras